Abstract: Digital Delta-Sigma Modulators (DDSMs) are almost univerally used in integrated circuits for wireless communications and digital audio, particularly in fractional-N frequency synthesizers and oversampled digital-to-analog converters (DACs). A DDSM is a nonlinear dynamical system which reduces the wordlength of an oversampled digital signal without significantly degrading the SNR in the signal band. DDSMs can exhibit a number of behaviors that are characteristic of nonlinear dynamical systems such as oscillation, coexisting steadystate solutions, sensitivity to initial conditions, and sensitivity to the input. This paper explains the root cause of deterministic spurious and idle tones in DDSMs-short periodic cycles-and describes strategies to eliminate them. The use of a DDSM simplifies the design of analog circuitry in a mixed-signal system. By reducing the bus width in a prescribed way, a DDSM can also permit more efficient downstream digital signal processing-in terms of power and speed-with negligible degradation in performance.
Introduction
Digital Delta-Sigma Modulators (DDSMs) are almost univerally used in integrated circuits for wireless communications and digital audio, particularly in fractional-N frequency synthesizers [1, 2] and oversampled digital-to-analog converters (DACs). DDSMs are nonlinear dynamical systems with one or more feedback loops, as well as quantization and saturation nonlinearities. They can exhibit a number of behaviors that are characteristic of nonlinear dynamical systems such as oscillation, coexisting steady-state solutions, sensitivity to initial conditions, and sensitivity to the input [3] . In 2007, Pamarti et al. commented that "although the number of commercially deployed DDSMs far exceeds that of analog ΔΣ modulators, most of the published ΔΣ modulator analyses apply only to analog ΔΣ modulators. Interestingly, most of these analyses do not apply or even readily extend to the case 
Q(v)
where M is the modulus of the quantizer. An EFM1 can be implemented as a digital accumulator comprising a full adder and a register. The signals e and y in Fig. 2 (a) correspond to the n 0 -bit "sum" and one-bit "carry out" outputs of the full adder. With an n 0 -bit input word and an n 0 -bit register, M = 2 n 0 . The quantizer can be modelled by a gain element (1/M ) and an additive quantization noise signal (e q ), as shown in Fig. 2(c) . The output is defined by:
Note that
where the remainder signal e is given by
e[n] = v[n] − My[n]
= −Me q [n] .
Substituting (4) into (3) gives
Substituting (5) into (2) gives
Note that e q depends on the input to the quantizer v, which in turn depends on the input to the modulator (x) and the previous value of the remainder (e).
Frequency domain analysis
Taking z-transforms of y, x, and e q in Eq. (6), we obtain:
where X(z), Y (z), and E q (z) are the transforms of the signals and ST F (z) and NT F (z) are the signal and noise transfer functions, respectively. In this example, the DDSM simply scales the signal x. Thus,
By contrast, the quantization noise is highpass filtered:
Filtering the quantization noise in this way is called "noise shaping." Thus, the output comprises the (scaled) signal plus highpass filtered quantization noise:
With appropriate filtering, the quantization noise can be attenuated in the signal band and the amplified noise outside the signal band can be removed by lowpass filtering further along the signal processing path. Figure 3 illustrates the operation of the DDSM in the frequency domain. Assume that we have applied to the input of the modulator a high resolution signal x that is bandlimited to frequency f B , as shown in Fig. 3(a) . To simplify the analysis, we further assume that the Classical Model of Quantization (CMQ) [23] applies in the DDSM, namely that
• e q is statistically independent of x,
• e q is uniformly distributed over an interval of length Δ,
• e q is stationary with a flat power spectrum.
Note that the CMQ is valid only when the quantizer input traverses several quantization levels between two successive samples.
The DDSM delivers a low resolution signal to the output, whose power spectrum is shown in Fig. 3(b) ; this comprises the spectrum of the input signal plus filtered quantization noise. Note that the spectrum of the lower resolution output signal y contains the full information of the high resolution input signal. Ideally, the resulting quantization error is whitened and filtered by the DDSM so that its power is moved away from the signal through the noise shaping process.
If e q and x are independent then the spectrum of y is a superposition of the spectrum of x and that of the filtered quantization noise, as shown in Fig. 3(b) . The magnitude of the noise component can be approximated by is the power of the quantization noise e q . Note that the power spectrum L 1 (f ) of the quantization noise is periodic with period f s and that the peaks occur at odd multiples of f s /2. In particular, the power of the quantization noise is concentrated away from f B and around f s /2, thereby maximizing the signal-to-noise ratio (SNR) in the signal band.
If the output signal of the DDSM is next applied to an ideal continuous-time lowpass filterindicated by the brickwall filter in Fig. 3(c) -that passes only the low-frequency content of the modulator's output, then the original signal can be recovered from the low resolution output signal with a high signal-to-noise ratio.
Figure 3(d) shows the spectrum at the output of the lowpass filter (enlarged). If the filtered quantization noise contributed by the DDSM is at or below the noise floor of the original signal within the signal band, then the degradation in SNR can be kept small.
Higher order DDSMs
The EFM1 is a simple first order DDSM. It is readily implemented using a digital accumulator, as shown in Fig. 4 . The current n 0 -bit input x[n] is added to the current n 0 -bit state s[n] of a register; the adder produces a 1-bit "carry out" output (c[n]) and an n 0 -bit "sum" output (e[n]). Note that c [n] in Fig. 4 corresponds to y [n] in Fig. 1 .
The principal disadvantage of a first order DDSM is that the conditions of the CMQ do not hold; in particular, the Power Spectral Density (PSD) of the quantization noise is not flat. This cause problems in terms of spurious tones, as we will see in Sec. 4. However, modulators of order greater than or equal to three can produce quantization noise spectra that are almost flat [7] . Higher order DDSMs can be constructed using more complex structures, including Single Quantizer (SQ) and Multistage (MASH) modulators with quantizers having one or more bits [11] .
The lth order Error Feedback Modulator belongs to the class of SQ-DDSMs. The SQ-DDSM architecture permits great flexibility in terms of the choice of NTF. However, the disadvantage of the structure is that it is not unconditionally stable.
A general lth order MASH DDSM is shown in Fig. 5 . A third-order MASH1-1-1 DDSM contains a cascade of three n 0 -bit EFM1 modulators and a noise cancellation network. The MASH architecture has several advantages. Firstly, it is a feedforward network and it is inherently stable. Secondly, the quantization noise contributions from all stages except the last are cancelled exactly by the noise cancellation network. Specifically, in the case of EFM1 stages with n 0 -bit words,
The output y is formed by combining the components y 1 , y 2 , and y 3 as follows:
Thus, the output of the MASH 1-1-1 contains only two components: the signal X(z) and the filtered quantization noise from the third modulator.
With similar analysis, it can be shown that the output of an lth order MASH DDSM with n 0 -bit stages has the form:
where E ql (z) is a quantization noise introduced by the last stage.
If the quantization noise of the lth stage is uncorrelated with the input x then the magnitude of the envelope of the quantization noise at the output is defined by 
In decibels,
Thus, the envelope of the PSD of the shaped quantization noise component at the output of the lth order DDSM rises at 20l dB/decade when f << f s .
DDSM with a sinusoidal input

Oversampled quantized sinusoid
Consider a sinusoid x with frequency f 0 (≤ f B ) that is sampled at frequency f s , where f s ≥ 2f B , and then quantized using an n 0 -bit quantizer with a quantization step of one Least Significant Bit (LSB). Assuming a full-scale sinusoidal input, the powers of the signal and quantization noise in the signal band of interest are given by
where the oversampling ratio is defined by OSR = f s /2f B . The SNR of the signal x is defined by
Expressed in decibels, the SNR is given by SN R dB = 6.02n 0 + 1.76 + 3.01 log 2 OSR.
The Effective Number of Bits (ENOB ) is defined by
Substituting (23) into (24) gives
Oversampled quantized sinusoid applied to an lth order DDSM
Assume that the oversampled quantized sinusoid is applied to an lth order DDSM with additive white quantization noise e q and NTF(z) = (1 − z −1 ) l . The quantization noise power at the output of the DDSM is given by 
Typically, STF(z) is an all-pass filter or a delay. Consequently, the SNR at the output of an lth order MASH DDSM with EFM1 stages, each n 0 bits wide, is given by
where
Comparing (29) and (22), the degradation in the ENOB caused by passing the quantized signal through an lth order low-pass DDSM is given by ΔENOB = − 10 6.02
Example A full-scale sinewave quantized to 16 bits with an oversampling rate OSR=128; Eq. (25) gives ENOB = 19.5 bits in this case. The signal occupies a 16-bit bus; thererefore, subsequent filtering and reconstruction of this signal requires adders and multipliers that are 16 bits wide and data converters that are 16-bit linear. At high frequencies, this is difficult to achieve. If, instead, the signal is passed through a third order DDSM, Eq. (31) predicts that the ENOB is reduced by 0.09 bits but the bus width can be as low as 3 bits. This greatly simplifies the implementation of the subsequent filtering and reconstruction functions. This is illustrated in Fig. 6 , which shows the simulated PSD of the output of a DDSM3 with OSR=128 and N = 16. The solid curves show the noise floor of the quantized sinusoid and the shaped quantization noise produced by the DDSM3. At low frequencies, the spectrum is flat, corresponding to the noise floor of the signal. At high frequencies, the envelope of the shaped quantization noise rises at 20l dB per decade (60 dB/decade in this example), as expected. The estimated ENOB from this simulation, using the method of Malcovati el al. [24] , is 19.5. Compare this with the theoretical prediction of 19.41 bits. We will return to this example in Sec. 5 when we consider methods to reduce the complexity of the hardware that is required to realize a DDSM. Before that, we give a brief overview of two major commercial application domains for DDSMs: fractional-N frequency synthesizers and oversampled Digital-to-Analog Converters (DACs).
Applications of DDSMs
Fractional-N frequency synthesizer
An indirect frequency synthesizer based on a phase locked loop (PLL) is a control loop comprising a phase detector, a loop filter, a voltage-controlled oscillator (VCO), and a divider.
The VCO's output frequency f out is divided by N and phase-locked to a precise reference frequency f ref , as shown in Fig. 7 . In steady state,
(32) In an integer-N frequency synthesizer, the division ratio is fixed, namely
where N int is a positive integer. Thus,
The frequency resolution f res -which corresponds to the minimum channel spacing in a typical wireless communications application-is determined by the smallest increment in N int , which is unity in this case. Thus, f res = f ref .
Narrowly spaced channels force the reference frequency to be low because the bandwidth of the low-pass filter must be chosen small enough to attenuate feedthrough from the reference oscillator at frequency f ref . When the reference frequency is low, the loop filter bandwidth is also low; this makes the transient response of the loop sluggish. Modern communication standards require both narrow channel spacing and a fast transient response. Consequently, integer-N synthesizers are being superceded by fractional-N architectures which can accommodate a high reference frequency (for fast transient response) and fractional division (for narrow channel spacing).
In a fractional-N synthesizer, the division ratio is varied with time but its average valueN is held constant. In particular,N = N int +Ȳ ,
whereȲ is the average value of the output of a DDSM. Thus,
A fractional-N frequency synthesizer is shown schematically in Fig. 8 . The average outputȲ of a DDSM with a wordlength of n 0 bits and constant (integer) input X is defined by 
The frequency resolution is determined by the smaller of the smallest increments in N int andȲ . The smallest increment inȲ is 1 2 n 0 which is typically much smaller than unity. Thus,
Although the DDSM introduces shaped quantization noise, as discussed in Sec. 2, this is attenuated by the loop filter in the synthesizer. This is illustrated in Fig. 9 , which shows typical theoretical contributions to the output phase noise of the Phase-Frequency Detector (PFD), the VCO, and the DDSM for a fractional-N synthesizer in which the loop filter has a cutoff frequency (f c ) of 84 kHz [25] . The DDSM has the greatest effect between f c and f ref /2 in this case. Example The results of a full-scale simulation of a fractional-N frequency synthesizer with a DDSM3 are shown in Fig. 10 [26] . The theoretical prediction is the smooth solid curve. The simulated phase noise performance is close to that predicted by the linear model.
Oversampled DAC
In an oversampled Delta-Sigma DAC, shown schematically in Fig. 11 , the digital input is oversampled by an interpolation filter and then requantized by a DDSM, which introduces quantization noise, before being applied to a DAC and a continuous-time analog reconstruction filter. The quantization noise is highpass filtered by the DDSM. The shaped quantization noise is attenuated by a (lowpass) reconstruction filter.
Example If the original n 0 -bit signal were applied directly to the DAC, the latter would need to be linear to n 0 bits. By using a DDSM, the required linearity of the DAC is significantly less. In the simplest case, a DDSM with a 1-bit quantizer requires a 1-bit DAC; the latter is inherently linear. Oversampling and noise shaping relax the rolloff specifications of the reconstruction filter. 
Nonlinear effects in real DDSMs
Spurious tones produced by short cycles
In an ideal DDSM, we assume that the CMQ [23] applies; in a real DDSM, it does not. In particular, when the input x is constant or periodic, the DDSM follows a periodic trajectory, called a cycle. If the cycle is periodic with period L s , then the total power of the output signal y is distributed over tones at DC and integer multiples of the fundamental frequency f s /L s .
This can be explained using Parseval's theorem, which states that the average power in a periodic signal is the same, whether it is measured in the time or the frequency domain. In particular,
where X[k] are the Discrete Time Fourier Series (DTFS) coefficients [27] . If L s is small, there are few tones and therefore the power per tone is high. This is illustrated in Fig. 12 , which shows the PSD of a 14-bit MASH DDSM3 for two cases: (a) with a long cycle, and (b) with a small value of L s . Note that the individual tones rise far above the CMQ approximation in the latter case.
When the initial condition of the first stage is odd, the simulated spectrum approaches the theoretical prediction based on additive quantization noise with a flat power spectrum (the assumptions of CMQ are valid). However, when the initial condition is even, the DDSM follows a short trajectory and the individual tones are clearly visible.
The problem of short cycles and strong tones manifests itself in the oversampled DAC and fractional-N frequency synthesizer as follows. In the oversampled DAC, the output spectrum contains unexpected or "spurious" tones (abbreviated as "spurs"), as shown schematically in Fig. 13 . These are called "idle tones" when they are associated with a constant or idle input. They can appear both inside and outside the signal band.
In the fractional-N frequency synthesizer, the spectrum of the output phase noise exhibits strong spurious tones ("spurs") when the modulator follows a short cycle. While spurs close to the carrier maybe attenuated by the loop filter, those at high frequencies can be troublesome because they can rise significantly above the phase noise skirt of the VCO itself. Figure 14 shows the simulated PSD of the output phase noise of the same fractional-N synthesizer as in Fig. 10 . The only difference is that the modulator has been started from an even initial condition in this case. Note the strong spurs at large frequency offsets from the carrier that are produced by the DDSM.
We have shown that DDSMs started from different initial conditions can produce different patterns of spurs. DDSMs started from the same initial conditions but with different wordlengths can also produce different spur patterns, as can identical DDSMs with identical initial conditions but different inputs. In the next section, we will discuss the problem of short cycles in detail, illustrating the underlying causes and state-of-the-art solutions.
Solving the problem of short cycles
Recall that "CMQ can be applied when the quantizer input traverses several quantization levels between two successive samples." The fundamental problem in DDSMs is that the CMQ does not apply when the input is constant or slowly varying. In order to gain insight into the operation of a DDSM, it is helpful to recognize that it is fundamentally a Finite State Machine (FSM), albeit a nonlinear dynamical one; this constrains its behavior. A FSM has a finite state space S (containing N S states) and a deterministic rule G D (called the dynamic) that governs the evolution of states [3] . The next state is determined completely by the current state and the input:
If the input is fixed, the most complex trajectory is one which visits each state in the state space once before repeating. As a result, the longest cycle has period L s = N S − 1. In the worst case, the trajectory might repeat with period L s = 2! Thus, different DC values of the input x will produce different periodic output signals y whose quantization noise power is spread over anything from 2 to N S − 1 tones. The key to minimizing the power per tone is to maximize the cycle length which, by Parseval's theoerem, will correspondingly distribute the quantization noise over as many tones as possible.
There are two classes of techniques for increasing the cycle length: stochastic and deterministic. In stochastic approaches, a random signal determines the evolution from one state to the next. These solutions can be analyzed using statistical methods [4] . In deterministic approaches, the DDSM is redesigned so that all trajectories are guaranteed to be longer than a prescribed minimum length. These methods can yield exact predictions in terms of cycle lengths and spur amplitudes.
Stochastic approach
In a typical stochastic approach, the rule for evolving from one state to the next (the dynamic) is made to depend on an externally-applied "random" signal, called a dither signal. Specifically, the next state depends on the current state s, the input x, and a dither signal d:
By contrast with the deterministic system (40) which always moves from (s 0 , x 0 ) to s a , the trajectory from (s 0 , x 0 ) will go to different states depending on d: for example, to
If d is random, the trajectory is also random, and L s → ∞, yielding very smooth spectra. In practice, pseudorandom signals are used, leading to finite, albeit extremely long, cycles. There are two main ways to apply dither in a DDSM: (a) in-loop dither, which is equivalent to dithering the step size of the quantizer, and (b) additive LSB dither, which is equivalent to dithering the input. Dither breaks up periodic cycles, spreading the quantization noise power over more tones, and therefore reducing the power per tone. In this way, it reduces spurs. However, it explicitly adds noise to the DDSM which manifests itself in the spectrum of the output signal. Therefore, care must be taken to minimize the effect of the added noise.
In-loop dither is added at the input(s) of one or more quantizers. The spectrum of the dither signal is shaped by the NTF but the envelope of the power spectrum is increased. The dither amplitude is typically as large as the step size of the quantizer. In-loop dithering requires significant brute force simulation effort to find the optimum dither amplitude for a given configuration [11] . For this reason, additive LSB dither is more commonly used in practice.
In the case of additive LSB dither, a pseudorandom dither signal is (usually) produced by a maximum length Linear Feedback Shift Register (LFSR) and added to the input by applying it to the "carry in" input of a digital accumulator. The main problem with LSB dither that is added directly to the input signal is that it is indistinguishable from the signal itself. Recall that
Consider a dither signal d that is filtered by an Rth order filter with transfer function
and added to the signal x, as shown in Fig. 15 . In this case,
Gonzalez-Diaz et al. have proposed adding LSB dither at multiple points (other than the input) in a MASH DDSM [13] ; their architecture is shown in Fig. 16 . The dither signal is produced by an LFSR and added to the inputs of the second and third EFM1s in a MASH DDSM3. The two dither components are filtered to first and second order by the modulators and the noise cancellation network. This is equivalent to adding filtered dither at the input. Pamarti and Galton [12] have proven that LSB dither can be filtered effectively to Rth order if R ≤ l − 2. However, when R > l − 2, spurs reappear in the output spectrum, as illustrated in Fig. 17 . While the zeroth and first order filters yield smooth spectra, the noise floor is dominated at low frequencies by the filtered dither. By contrast, the second-order shaped dither is hidden at low frequencies but the spectrum has strong spurs at high frequencies.
Pamarti and Galton's work raised the following question: is it possible to filter an LSB dither signal to lth order without producing spurs? Fitzgibbon et al. [14] have modified the basic lth order MASH Fig. 17 . PSD of the output of a 10-bit MASH 1-1-1 DDSM for three cases: (i) unshaped LSB dither, (ii) first-order shaped LSB dither, and (iii) secondorder shaped LSB dither. The solid curves are the envelopes of the shaped noise assuming a flat quantization noise spectrum.
DDSM architecture so that it can accept filtered dither of order equal to l. In this way, dither can be used to increase the cycle length without exceeding the inherent noise floor associated with the DDSM itself. Figure 18 shows spectra at the output of their modified MASH 1-1-1 structure. Note that the dither signal can be filtered to second order in this case without suffering regrowth of spurs at high frequencies. The modified structure differs from the classic MASH DDSM in that a delay of two cycles instead of one is used in the second and third EFM1 stages and the noise cancellation network is modified accordingly [14] . The output is defined by:
Qualitatively, the delay of two instead of one reduces the correlation between the quantization error and the signal. Comparing Figs. 17 and 18, note that this modification raises the envelope of the shaped noise by 6 dB and introduces a zero at f s /2. Fig. 18 . PSD of the output of a 10-bit modified MASH 1-1-1 DDSM for three cases: (i) unshaped LSB dither, (ii) first-order shaped LSB dither, and (iii) second-order shaped LSB dither. The solid curves are the envelopes of the shaped noise assuming a flat quantization noise spectrum.
Deterministic approach
The deterministic approach to maximizing cycle lengths is to use knowledge of the system's dynamics to identify the causes of short cycles and to avoid them. Since short cycles depend on the initial conditions, the input, and the architecture, proposed solutions for maximizing cycle lengths address the same three causes. Referring to Fig. 2 , the error feedback modulator with a one-bit quantizer is a nonlinear dynamical system described by:
where M is a positive integer and 0 ≤ s[n] ≤ M . Expanding Eq. (46) over its indices, we obtain:
Using the property of the modulo operator that
and eliminating intermediate indices, one obtains:
If the input is constant, i.e.
If the first EFM1 stage of a MASH modulator is periodic with period L s 1 , then
and, without loss of generality,
Hence,
Equivalently,
where GCD(a, b) denotes the greatest common divisor of integers a and b. If X and M are co-prime, i.e. they have no common factors other than unity, then L s 1 achieves its maximum value, namely M ; otherwise L s 1 < M. From Eq. (55), note that the cycle length depends on X but is independent of the initial state s 1 [0]. If X > 1, the minimum cycle length occurs when
With a constant input X, the second EFM1 stage yields
With the constraint that
Eq. (57) gives
Periodicity of the first stage implies that L s 2 must also satisfy
Hence L s 2 must be an integer multiple of L s 1 . After some analysis [11] , it can be shown that
Note that the cycle length of the second stage depends not only on the input X and the modulus M but also on the initial condition s 1 [0] of the first stage. The analysis can be extended to the third and further stages in higher order MASH DDSMs. Table I shows the lengths of the cycles in the first, second and third stages of a MASH DDSM3 comprising EFM1 modulators with modulus M , constant input x = X, and initial conditions s 1 [0] and s 2 [0] on the first and second EFM1s [11] .
When the input is constant, the output y contains a periodic component due to e q3 which is periodic with period L s 3 . The equation for calculating L s3 in Table I is based on the assumption that L s3 is divisible by 4 but not by 3, a condition that is satisfied when M = 2 n 0 . 
Stage i
Cycle length
Note that the output y 1 of the first stage of a MASH DDSM is fed directly to the output y. In the worst case (X = M/2), L s 1 = 2. Such a low-period contribution from y 1 can produce strong tones in the output y. In order to reduce the possibility of strong tones in the spectrum of y, it is critical to ensure that the cycle length of the first stage is maximized.
To illustrate the problem, consider a DDSM3 with X = M/2 and even initial conditions. This produces a short cycle with L s 3 = 4, as shown in Fig. 19 . The quantization noise power is concentrated in four extremely large tones in this case.
When M is a power of 2, the cycle lengths (and hence the number of harmonics over which the power of the quantization noise is distributed) can be maximized by choosing odd values of X and/or odd values of the initial conditions s 1 [0] and s 2 [0]. Setting initial conditions is known in the industry as "seeding."
If M = M p , where M p is a prime number, note that the cycle length L s 1 is always equal to the modulus of the quantizer, independently of the input and initial conditions, namely:
If the individual modulators in a MASH DDSM comprising l EFM1 stages have n 0 -bit words, then the state space of the modulator should have M l states, where M = 2 n 0 , suggesting that the maximum possible cycle length should be M l . Selecting a prime modulus causes the first EFM1 to Fig. 19 . Effect of short sequence in a DDSM3 with M = 2 17 for two different constant inputs: 1) X = 1 and 2) X = 2 16 . The initial conditions are even:
have maximum length cycles for all inputs and initial conditions (L s 1 = M p ) but, disappointingly, it does not increase L s 2 or the lengths of the cycles in subsequent stages.
Hosseini and Kennedy have presented an architecture which yields cycles lengths close to the maximum theoretical limit for all inputs and for all initial conditions, without the need for seeding or dither [9] . If the individual EFM1 stages in an lth order MASH DDSM are modified as shown in Fig. 20 , where the number a is chosen as specified in Table II , then the cycle length L s 3 = (M −a) l for all initial conditions and for all inputs. When used in a MASH configuration, the modified architecture is called HK-MASH. The resulting quantization noise spectrum at the output of the HK-MASH DDSM, shown in Fig. 21 , is close to ideal. Note that this deterministic performance is achieved for all inputs and for all initial conditions, and without requiring dither. Table III summarizes the guaranteed minimum cycle lengths in MASH DDSMs of orders 2 through 5 with power-of-two and prime moduli M and with the HK-MASH architecture [11] . These results have been derived using the method outlined earlier in Sec. 4.2.2.
Recall that the cycle length can be as low as 4 if a conventional DDSM is not seeded with an odd initial condition; the table shows the best case result (when the initial conditions are odd). Even in the best case, the cycle length of a conventional DDSM3 is only 2M . By contrast, a third order 
HK-MASH makes almost optimal use of the available hardware, resulting in L s 3 ≈ M 3 . Recently, Song and Park [16] have proposed an alternative modified MASH architecture which also increases the cycle length by means of architecture modification. A further approach to maximizing cycle lengths uses a hybrid of the deterministic and stochastic techniques. Xu et al. [17] have proposed that the MSB of the remainder e 3 of the last stage in a DDSM3 could be used as an additive LSB dither signal, obviating the need for a separate LFSR to generate an independent dither signal d. Gonzalez-Diaz et al. [15] also use remainder signals as dither.
Summary
The principal nonlinear effect in DDSMs is that, for various combinations of inputs and initial conditions, they can produce strong tones. The fundamental reason for this is that DDSMs are nonlinear FSMs. DDSMs with constant or periodic inputs produce cycles. The power of a cycle is distributed over the tones in the power spectrum. The number of tones is determined by the length of the cycle. Shorter cycles have higher average power per tone. Strong tones-commonly known as spurious or idle tones-correspond to short cycles.
The power per tone can be reduced by lengthening the cycles. Two classes of methods can be used to lengthen cycles: stochastic and deterministic. Stochastic techniques involve adding a pseudorandom dither signal into the modulator. This breaks up the cycle but raises the noise floor. The increase in the noise floor can be minimized by appropriate filtering of the noise. Care must be taken not to over-filter the dither signal as this may cause regrowth of strong tones at high frequencies. Deterministic methods include avoiding "bad" initial conditions and inputs and changing the architecture of the modulator. Architectural modifications include using programmable quantizers, prime modulus quantizers, and architectures such as HK-MASH.
In this field, there have been many heuristic approaches to solving the problem of spurious tones.
In the domain of stochastic approaches, most results are statistical in nature. In the deterministic arena, exact results are difficult to derive but have been achieved for many important practical cases. Further insights may be gained by applying deterministic analytical approaches to DDSMs with periodic dither.
Hardware reduction via error masking
The performance of a DDSM, in terms of area, speed, and power consumption, is determined by its architecture. In particular, both the storage requirements and the speed scale linearly with the bus width. Smaller busses require less hardware and permit higher operating speed. We have seen in Sec. 2.4 that a DDSM inherently degrades the SNR along the signal path. The amount of the degradation is determined by the noise-shaping action. The DDSM exploits the property that noise which is added by the modulator does not degrade the SNR significantly provided that only a small component lies within the signal band and the bulk of the noise (which is outside the signal band) can be removed by filtering further along the signal processing chain.
The idea behind error masking is that the hardware complexity of a DDSM can be reduced by decreasing the bus widths of various signal paths within the modulator. Decreasing the bus widths saves area and power. However, it also introduces additional quantization noise components. If these are sufficiently small that they can be masked by the dominant inherent source of quantization noise, then power and speed advantages can be realized without compromising the SNR.
In this section, we will discuss two applications of error masking: wordlength reduction in a DDSM and bus-splitting.
Wordlength reduction
In a conventional MASH DDSM, the width of the bus is constant and the quantization errors introduced by all stages except the last are cancelled exactly. All stages have the same wordlength n 0 and the hardware requirement scales as 3n 0 .
Consider the reduced complexity architecture shown in Fig. 22 . Here, successive stages have decreasing wordlengths N, M , and L, respectively, where N = n 0 and L ≤ M ≤ N . In this case, the hardware requirement scales less than 3n 0 . Figure 23 shows the modified EFM1 stage in this structure. The input signal x is assumed to be N bits wide. The output y is 1 bit wide. Compared to the reference EFM1 shown in Fig. 2(a) , the signal g that is passed to the next stage is a truncated M -bit representation of the remainder signal e. Note that
and 
where e q12 and e q23 are the quantization errors introduced by the first and second interstage quantizers in Fig. 22 .
In the z-domain,
where G 1 , G 2 , E q12 and E q23 are the z-transforms of g 1 , g 2 , e q12 and e q23 , respectively. The output is given by
If the quantization noise sources e q12 , e q23 , and e q3 are uncorrelated with each other and with the input x, then the magnitudes of the envelopes of the three quantization noise components of the power spectrum of the output signal y are:
Furthermore, the noise floor associated with quantizing the original input to N bits (or additive zeroth-order shaped additive LSB dither) is:
The spectral envelopes of the individual quantization noise components are shown in Fig. 24 , which illustrates the concept of error masking. L nf 0 is an immutable associated with the signal x or additive LSB dither. L 3 is associated with the DDSM3; it too is immutable. L 3 crosses L nf 0 at a frequency f 0 . If L 12 and L 23 lie below L nf 0 to the left of f 0 and below L 3 to the right of f 0 , then they will be spectrally masked by the larger terms. Thus, we require that
where the corner frequency f 0 is defined by
which gives
When f << f s , sin(2πf /f s ) ≈ 2πf /f s , and therefore
This simplifies the constraints (72) and (73), yielding:
which reduce to
Because M and L are integers,
where ceil(x) denotes the smallest integer that is larger than x. The accumulators consume most of the hardware in a DDSM. The hardware consumption of the accumulators is proportional to their wordlengths. The relative hardware consumption of the RC MASH DDSM compared to a conventional MASH DDSM can be estimated as:
For large N , the relative hardware complexity approaches 67%, representing a saving of 33% in area compared to a MASH DDSM with identical EFM1 stages. Example Figures 25 and 26 show simulated spectra at the outputs of a conventional MASH DDSM3 and a reduced complexity MASH DDSM3, respectively. The wordlengths of the EFM1 stages in Fig. 25 are 20 bits each. In the reduced complexity case, the wordlengths are 20, 14, and 7 bits in the first, second, and third stages. The spectral performance is unchanged but the area has been reduced by approximately 30%. 
Bus-splitting
The idea of error masking can be applied whenever a DDSM introduces a dominant source of quantization noise along a signal path. In this section, we consider a technique for reducing the width of a signal bus by preprocessing the LSBs of a signal using a DDSM [19] . This method is known as "bus-splitting" [21] .
Consider the bus-splitting 1-3 DDSM3 architecture shown in Fig. 27 . The N -bit input signal is split into two parts. The N LSB least significant bits are pre-processed by a first-order DDSM (DDSM1) before being recombined with the N MSB most significant bits and applied to the input of a third-order DDSM (DDSM3). Instead of requiring hardware that scales as 3N , this structure could potentially require only N LSB + 3N MSB . The bus can be further subdivided into Most, Intermediate, and Least signficant bits, as shown in the nested bus-splitting 1-2-3 DDSM3 in Fig. 28 . 3 and L nf 0 in a zeroth-order dithered nested bussplitting 1-2-3 DDSM3, where L 1 , L 2 , and L 3 are the contributions to the output power spectrum from the quantization noise sources in DDSM1, DDSM2, and DDSM3, respectively. In the case of a nested bus-splitting DDSM with a quantized input and/or zeroth-order LSB dithering, the low frequency noise floor is determined by the size of the LSB, namely:
The corner frequency f 0 , at which the contribution from DDSM3 exceeds the noise floor, is once again given by
To mask the quantization errors due to DDSM1 and DDSM2 below that from DDSM3, we require that
Therefore, we obtain:
Based on (96) and (97), if the wordlength N of the input is known, the optimum wordlengths N LSB , N ISB , and N MSB of the DDSM1, DDSM2, and DDSM3 can be calculated from
In order to design a bus-splitting DDSM with a PSD which is similar to that of a conventional n 0 -bit DDSM3 with zeroth order dither, the design procedure is as follows:
• Choose the desired bus-splitting DDSM architecture and determine the optimized wordlengths from Table IV using M = ceil(2N/3) and L = ceil(N/3), as appropriate. Bus-splitting DDSM Wordlengths
The accumulators consume most of the hardware in a bus-splitting DDSM. The hardware consumption of the accumulators is proportional to their wordlengths. We estimate the relative hardware consumption of the nested bus-splitting 1-2-3 DDSM3 compared to a conventional MASH DDSM3 as:
For large N , the relative hardware complexity approaches 67%, representing a saving of 33% in area compared to a conventional MASH DDSM with an N -bit bus.
Oversampled quantized sinusoid applied to a nested bus-splitting 1-2-3 DDSM3
Assume that the oversampled quantized sinusoid of Sec. 2.4 is applied to the nested bus-splitting 1-2-3 DDSM3 shown in Fig. 28 . The SN R at the output of the DDSM3 is given by [22] :
The degradation in ENOB caused by passing the quantized signal through the nested bus-splitting 1-2-3 DDSM3 rather than a conventional DDSM3 is given by ΔENOB = − 10 6.02 log 10 1 +
Example A full-scale sinewave quantized to 16 bits with an oversampling rate OSR=128. We have seen in Sec. 2.4 that the ENOB is reduced by 0.09 bits if the signal is processed by a DDSM3 with a 16-bit bus. Equation (107) predicts that the ENOB will be reduced by 0.36 bits if the signal is processed instead by a nested bus-splitting 1-2-3 DDSM3. Figure 30 shows the simulated PSD of the output of a nested bus-splitting 1-2-3 DDSM3 with OSR=128, N = 16, N MSB = 5, N ISB = 6, and N LSB = 5. At low frequencies, the spectrum is flat, corresponding to the noise floor of the signal. At high frequencies, the envelope of the shaped quantization noise rises at 20l dB per decade (60 dB/decade in this example), as expected. The estimated ENOB from this simulation, using the method of Malcovati el al. [24] , is 19.2, corresponding approximately to ΔENOB = 0.3, as predicted. The nested bus-splitting 1-2-3 DDSM3 in this example occupies 62% of the area of the conventional DDSM3 and consumes 51% of the power. In addition, because of its smaller bus, it can run almost 10% faster [22] .
Summary
This section has focussed on reducing the bus width of a digitized signal in order to simplify subsequent processing in the analog domain. We have considered the implications of two key frequency domain features of a DDSM: the noise floor associated with the inherent quantization of the input signal and the shaped quantization noise produced by the DDSM. Together, these define a corner frequency and a spectral envelope below which contributions from other error sources can be masked. In particular, this makes it possible to introduce additional quantizers which help to reduce the overall complexity of the hardware, while not significantly degrading the spectral performance, provided that their spectral signatures are masked by those that are associated with the signal and the DDSM. We discussed two strategies: interstage quantizers in MASH DDSMs and bus-splitting. Both can yield savings of around 33% in area and power.
Conclusion
DDSMs are almost universally used in integrated circuits for wireless communications and digital audio, particularly in fractional-N frequency synthesizers and oversampled DACs. A DDSM is a nonlinear dynamical system which reduces the wordlength of an oversampled digital signal without significantly degrading the SNR in the signal band. DDSMs can exhibit a number of behaviors that are characteristic of nonlinear dynamical systems such as oscillation, coexisting steady-state solutions, sensitivity to initial conditions, and sensitivity to the input.
In this paper, we have explained the root cause of deterministic spurious and idle tones in DDSMsshort periodic cycles-and have described stochastic and deterministic strategies to eliminate them. The former includes dithering; the latter includes setting initial conditions (also called "seeding"), restricting the input values, and modifying the architecture.
A DDSM simplifies the design of analog circuitry in a mixed-signal system. By reducing the bus width in a prescribed way, we have shown that a DDSM can also permit more efficient downstream digital signal processing-in terms of power and speed-with negligible degradation in performance.
While much progress has been made in the anaysis, design and optimization of DDSMs in the past two decades, key problems remain. Many results concerning the spectral performance of DDSMs with dither have only been demonstrated empirically; it remains to provide comprehensive results for all possible combinations of inital conditions and inputs.
Further problems arise when a signal that has been processed by a DDSM is passed through a nonlinear system. This has serious consequences in both oversampled DAC and frequency synthesizer applications. Nonlinearity causes the noise floor to rise and may produce additional spurious tones. Some interesting results have been presented on this topic [28] [29] [30] but further work is needed.
In summary, while significant progress has been made in recent years in the field of DDSMs, much work remains to be done in the design of architectures that produce spur-free outputs and remain spur-free when subject to various types of nonlinear distortion, and in improving system performance by exploiting error masking in signal chains that include DDSMs.
